

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/653,227	09/03/2003	Bin Yu	. Н1486 4868	
45114 7:	590 05/18/2005		EXAMINER	
HARRITY & SNYDER, LLP			PRENTY, MARK V	
11240 WAPLES MILL ROAD SUITE 300			ART UNIT	PAPER NUMBER
FAIRFAX, VA	A 22030		2822	
			DATE MAILED: 05/18/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

J

	Application No.	Applicant(s)			
	10/653,227	YU ET AL.			
Office Action Summary	Examiner	Art Unit			
	MARK V. PRENTY	2822			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
 1) Responsive to communication(s) filed on <u>27 April 2005</u>. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 					
Disposition of Claims	•				
4) ☐ Claim(s) 1-4,6-13,15,16,18 and 19 is/are pendidataly of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-4,6-13,15,16,18 and 19 is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 					
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date S Patent and Trademark Office.					

Art Unit: 2822

This Office Action is in response to the amendment filed on April 27, 2005.

Claims 1-3, 6, 7, 16, 18 and 19 are rejected under 35 U.S.C. 102(e) as being anticipated by newly cited United States Patent 6,853,020 to Yu et al. (Yu).

With respect to independent claim 1, Yu discloses (see the entire patent, including the Figs. 1-7 disclosure) a semiconductor device comprising: an insulator 120; a semiconductor fin 210 formed on the insulator; a source region 220 adjacent a first end of the fin formed on the insulator; a drain region 230 adjacent a second end of the fin formed on the insulator; a first sidewall spacer 410 formed adjacent a first side of the fin, the first sidewall spacer having a substantially triangular shaped cross-section; a second sidewall spacer 420 formed adjacent a second side of the fin, the second sidewall spacer having a substantially triangular shaped cross-section; and a gate 710 formed over the fin and the first and second sidewall spacers, and in contact with the first and second sidewall spacers, in a channel region of the semiconductor device, wherein the first and second sidewall spacers are formed to a width ranging from about 150 Å to about 1000 Å (see column 4, lines 23-25).

Claim 1 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent claim 2, Yu's first and second spacers 410 and 420 cause a topology of the gate 710 to smoothly transition over the fin 210 and the first and second sidewall spacers (see Fig. 7).

Claim 2 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent claim 3, Yu's first and second spacers 410 and 420 slope away from the fin 210.

Art Unit: 2822

Claim 3 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent claim 6, Yu's first and second sidewall spacers 410 and 420 are formed of polysilicon (see column 4, lines 16-20).

Claim 6 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent claim 7, Yu's gate 710 can comprise polysilicon (see column 5, lines 1-5).

Claim 7 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to independent claim 16, Yu discloses (see the entire patent, including the Figs. 1-7 disclosure) a semiconductor device comprising: an insulator 120; a semiconductor fin 210 formed on the insulator; a source region 220 connected to a first end of the fin and formed on the insulator; a drain region 230 connected to a second end of the fin and formed on the insulator; a first sidewall spacer 410 formed adjacent a first side of the fin in a roughly triangular shape; a second sidewall spacer 420 formed adjacent a second side of the fin in a roughly triangular shape; and a gate material layer 710 formed over the fin, the first sidewall spacer, and the second sidewall spacer, and in contact with the first and second sidewall spacers, in a direction perpendicular to a direction of the fin, whereby the first and second sidewall spacers cause a topology of the gate material to smoothly transition over the fin and the first and second sidewall spacers, wherein the first and second sidewall spacers are formed to a width of about 150 Å to about 1000 Å (see column 4, lines 23-25).

Claim 16 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent claim 18, Yu's first and second sidewall spacers 410 and 420 slope away from the fin 210.

Claim 18 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

With respect to dependent device claim 19, its recitation that the spacers "reduce micromasking effects during etching of a gate material to form the gate," does not structurally define over Yu's spacers 410 and 420.

Claim 19 is thus rejected under 35 U.S.C. 102(e) as being anticipated by Yu.

Claims 1-4, 6-13, 15, 16, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over newly cited United States Patent Application Publication 2003/0151077 to Mathew et al. (Mathew) together with previously cited United States Patent 5,663,586 to Lin.

With respect to independent claim 1, Mathew discloses (see the entire publication, including the Figs. 12-16 disclosure) a semiconductor device comprising: an insulator 14; a semiconductor fin 18 formed on the insulator; a source region adjacent a first end of the fin formed on the insulator; a drain region adjacent a second end of the fin formed on the insulator; a first sidewall spacer 62' formed adjacent a first side of the fin, the first sidewall spacer having a substantially triangular shaped cross-section; a second sidewall spacer 64' formed adjacent a second side of the fin, the second sidewall spacer having a substantially triangular shaped cross-section; and a gate 66 formed over the fin and the first and second sidewall spacers, and in contact with the first and second sidewall spacers, in a channel region of the semiconductor device.

Art Unit: 2822

The difference, therefore, between claim 1 and Mathew is claim 1 recites that the sidewall spacers are formed with a width ranging from about 150 Å to about 1000 Å (Mathew does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of about 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form Mathew's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 1 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 2, Mathew first and second spacers 62' and 64' cause a topology of the gate 66 to smoothly transition over the fin and the first and second sidewall spacers.

Claim 2 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 3, Mathew's first and second spacers 62' and 64' slope away from the fin.

Claim 3 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 4, Mathew's gate 66 includes an electrode portion formed away from the fin (see paragraph [0031], last sentence).

Art Unit: 2822

Claim 4 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 6, Mathew's first and second sidewall spacers 62' and 64' are formed of polysilicon (see paragraphs [0027-0028]).

Claim 6 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 7, Mathew's gate 66 can comprise polysilicon (see paragraph [0029]).

Claim 7 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to independent claim 8, Mathew discloses (see the entire patent, including the Figs. 12-16 disclosure) a method of manufacturing a semiconductor device, the method comprising: forming a fin structure 18 on an insulator 14; forming a first sidewall spacer 62' adjacent a first side of the fin structure, the first sidewall spacer having a substantially triangular shaped cross-section; forming a second sidewall spacer 64' adjacent a second side of the fin structure, the second sidewall spacer having a substantially triangular shaped cross-section; depositing a gate material layer 66 over the fin structure, the first sidewall spacer, and the second sidewall spacer, the first and second sidewall spacers causing a gradual sloping of the gate material layer over the fin and the first and second sidewall spacers; and etching the gate material layer to form at least one gate for the semiconductor device (see paragraph [0030]).

Art Unit: 2822

The difference, therefore, between claim 8 and Mathew is claim 8 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (Mathew does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of about 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form Mathew's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 8 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 9, the gradual sloping of Mathew's gate material layer 66 reduces micromasking effects during the etching of the gate material layer.

Claim 9 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 10, Mathew's method further comprises forming a source region at a first end of the fin structure (see paragraph [0031]).

Claim 10 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 11, Mathew's method further comprises forming a drain region at a second end of the fin structure (see paragraph [0031]).

Claim 11 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

Art Unit: 2822

With respect to dependent claim 12, Mathew's first and second sidewall spacers 62' and 64' comprise polysilicon (see paragraphs [0027-0028]).

Claim 12 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 13, Mathew's gate material layer 66 includes an electrode portion formed away from the fin (see paragraph [0031], last sentence).

Claim 13 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 15, Mathew's gate material layer 66 can comprise polysilicon (see paragraph [0029]).

Claim 15 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to independent claim 16, Mathew discloses (see the entire patent, including the Figs. 12-16 disclosure) a FinFET device comprising: an insulator 14; a semiconductor fin 18 formed on the insulator; a source region connected to a first end of the fin and formed on the insulator; a drain region connected to a second end of the fin and formed on the insulator; a first sidewall spacer 62' formed adjacent a first side of the fin in a roughly triangular shape; a second sidewall spacer 64' formed adjacent a second side of the fin in a roughly triangular shape; and a gate material layer 66 formed over the fin, the first sidewall spacer, and the second sidewall spacer, and in contact with the first and second sidewall spacers, in a direction perpendicular to a direction of the fin, whereby the first and second sidewall spacers cause a topology of the gate

0000

Art Unit: 2822

material layer to smoothly transition over the fin and the first and second sidewall spacers.

The difference, therefore, between claim 16 and Mathew is claim 16 recites that the sidewall spacers are formed with a width of about 150 Å to about 1000 Å (An does not disclose the width of its sidewall spacers).

Lin teaches that polysilicon sidewall spacers are conventionally formed with a width of about 200 Å to 1000 Å (see column 4, lines 39-46).

It would have been obvious to one skilled in this art to form Mathew's polysilicon sidewall spacers with a width of about 150 Å to about 1000 Å because Lin teaches that polysilicon sidewall spacers are conventionally formed that thick.

Claim 16 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent claim 18, Mathew's first and second sidewall spacers 62' and 64' slope away from the fin 18.

Claim 18 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

With respect to dependent device claim 19, its recitation that the spacers "reduce micromasking effects during etching of a gate material to form the gate," does not structurally define over Mathew's spacers 62' and 64'.

Claim 19 is thus rejected under 35 U.S.C. 103(a) as being unpatentable over Mathew together with Lin.

The applicant's arguments are moot in view of the new grounds of rejection.

Application/Control Number: 10/653,227 Page 10

Art Unit: 2822

Registered practitioners can telephone the examiner at (571) 272-1843. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the Application/Control (Serial) Number. Technology Center 2800's general telephone number is (571) 272-2800.

Mark V. Prenty Primary Examiner